Skip to Main Content
In this paper, an 8-bit pipelined interpolating analog-to-digital converter (ADC) with on-chip LDO regulator is presented. The ADC incorporates a low voltage reference generator to generate high precision top and bottom reference voltage, a low noise LDO regulator to provide supply for the analog and digital module of the ADC, a low-voltage pipelined interpolating ADC to quantize the input analog signal. The LDO regulator decreases the supply voltage of the ADC and improves its power supply rejection. Simulation result shows the ADC achieves differential nonlinearity (DNL) of ±0.25LSB, integral nonlinearity (INL) of -0.25-0.5LSB, SNDR of 47dB at 166MHz sampling rate. The ADC is designed in SMIC 0.18μm mixed-signal CMOS process with operating supply range of 1.2-2.0V and power consumption of 31.2mW.
Note: PDF Not Yet Available In IEEE Xplore. The document that should appear here is not currently available. IEEE Xplore is working to obtain a replacement PDF. That PDF will be posted as soon as it is available. We regret any inconvenience in the meantime.