By Topic

Dynamic reconfigurable multicast interconnections by using radix-4 multistage networks in FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ferreira, R. ; Univ. Fed. de Vicosa, Vicosa, Brazil ; Vendramini, J. ; Nacif, M.

To fully realize the benefits of rapid reconfiguration of embedded system, we often need a flexible interconnection system. This work proposes a low cost reconfigurable interconnection based on multistage interconnection networks (MINs) for FPGA systems. We show how radix 4 MINs can be efficiently implemented on top of 6 input LUTs. We also show that two parallel blocking MINs could behave as a non-blocking network even in presence of multicast connections. We further show how to route by using software or hardware-assistant approach. The hardware version has a low cost and a high performance. Consequently, route time can be reduced to few clock cycles. We further outline how a global interconnection based on MIN could be used for parallel datapath reconfigurable architectures.

Published in:

Industrial Informatics (INDIN), 2011 9th IEEE International Conference on

Date of Conference:

26-29 July 2011