By Topic

Priority of instructions execution and DFG mapping techniques of computer architecture with data driven computation model

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Vokorokos, L. ; Dept. of Comput. & Inf., Tech. Univ. of Kosice, Košice, Slovakia ; Mados, B. ; Adam, N. ; Balaz, A.

The article introduces proposed computer architecture with data driven computation model based on principles of tile computing as the modern approach to multi-core design of microprocessors. Special attention is paid to the description of characteristics of architecture, which are priority of instructions execution with coloring of instruction priorities, data flow graph mapping technique and multi-mapping technique, which are proposed within this architecture. Architecture is developed at the Department of Computers and Informatics, Faculty of Electrical Engineering and Informatics, Technical University of Košice. The work is one of reached results within projects APVV-0008-10 and KEGA project No. 3/7110/09, being solved at the Department of Computers and Informatics, Faculty of Electrical Engineering and Informatics, Technical University of Košice.

Published in:

Intelligent Systems and Informatics (SISY), 2011 IEEE 9th International Symposium on

Date of Conference:

8-10 Sept. 2011