By Topic

Implementation of a reconfigurable architecture of discrete wavelet packet transform with three types of multipliers on FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Farahani, M.A. ; Electr. & Comput. Eng. Dept., Univ. of New Brunswick, Fredericton, NB, Canada ; Mirzaei, S. ; Farahani, H.A.

This paper reports on the efficient implementations of a reconfigurable architecture of discrete wavelet packet transform (DWPT) with three types of multipliers on a field- programmable gate array (FPGA). The multipliers include the FPGA's internal multipliers, lookup table (LUT) based multipliers, and partial product multipliers (PPMs). Using two filters, a high-pass filter and a low-pass filter, which work concurrently at each level, speeds up the rate of data processing in the reported DWPT architecture. The results of implementations using these multipliers provide useful information that can help to select the best architecture for a particular application. The results also demonstrate that the DWPT architectures implemented using memory-based multipliers have a more stable operating frequency versus changes in the size of input data. Additionally, it is shown that PPMs can be used as an alternative to LUT-based multipliers as they occupy a smaller area on hardware platforms.

Published in:

Electrical and Computer Engineering (CCECE), 2011 24th Canadian Conference on

Date of Conference:

8-11 May 2011