By Topic

Performance-optimized FPGA implementation for the flexible triangle search block-based motion estimation algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
El-Ashry, R. ; Dept. of Electr. & Commun. Eng., British Univ. in Egypt, Cairo, Egypt ; Rehan, M. ; El Kamchouchi, H. ; Gebali, F.

This paper presents a performance-optimized version of the flexible triangle (FTS) block-matching search algorithm. The FTS is a fast block-matching algorithm for motion estimation proposed in previous work that, given a block of pixels, is used to search for the best-matching block in a given search area using only a selected subset of available positions rather than searching all available positions as done by full search algorithm which is computationally very expensive. Further analysis to previous FPGA implementation of the FTS indicates that additional parallelism can be employed to improve the overall processing time of the FTS algorithm. In addition to this, investigating the performance bottlenecks and redesigning some of the used hardware modules can increase the maximum supported frequency for the entire FTS FPGA implementation. The proposed design changes were implemented in VHDL and synthesized for using Xilinx virtex-5. Simulation results indicate that the proposed implementation reduced the average number of cycles required to process a block by 17%. Moreover, synthesis results indicate that the proposed design is able to increase the maximum supported frequency by around 38% compared to the previous FPGA implementation of the FTS algorithm. Consequently, the maximum supported frame rate has been increased by around 66%.

Published in:

Electrical and Computer Engineering (CCECE), 2011 24th Canadian Conference on

Date of Conference:

8-11 May 2011