By Topic

Algorithm and processor co-design for fast computation in real time HD motion estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Mario Vigliar ; Univ. degli Studi di Salerno, Fisciano, Italy ; Giancarlo Raiconi ; Amedeo D'Auria ; Giuseppe Del Mastro

High resolution video (720p, 1080i and 1080p frame sizes, up to 60 fps), even if widespread in prosumer/consumer markets, still represents an absolute challenge in the embedded and low power devices, especially due to the increasing complexity of compression schemes. H.264/AVC represents actual de facto standard for both excellent quality and low-bandwidth results. Motion estimation step (ME), for FullHD video, needs up to 80% time of the whole compression demands, if tuned to achieve optimal PSNR ratios. Simplest algorithms, often used to reduce the total computing time, don't meet the requirements in terms of final quality of motion prediction, while “early stopping” schemes suffer of local minima issues when not properly initialized. In this work we present a customizable solution for ME, tailored for SoC/MPSoC inclusion, able to perform different classes of search algorithms, reprogrammable from host CPU even when the coprocessor is encoding. Particular focus has been placed on the processing elements, designed to be easily reconfigured to implement different math and/or logical and/or routing operations. Phase oriented early stopping technique is proposed. Finally, the architecture designed in VHDL has been tested with the UMHEX algorithm for H.264 ME, as proof of concept. FPGA synthesis results are reported.

Published in:

2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)

Date of Conference:

7-10 Aug. 2011