Referenced Items are not available for this document.
A 1.95 GHz linear power amplifier (PA) in a standard 0.18 m CMOS process is presented. The PA achieves the load insensitivity characteristic up to 2.5:1 VSWR condition and dual-mode operation with a balanced topology. The area of the PA is 1.6 × 1 mm2. With a 3.4 V power supply, the PA provides 40.4 of peak power-added efficiency (PAE) and 35 of PAE at 26.4 dBm of linear output power.
Published in:
Electronics Letters
(Volume:47
,
Issue:
19
)
Date of Publication: September 15 2011
- Page(s):
- 1095 - 1096
- ISSN :
- 0013-5194
- INSPEC Accession Number:
- 12228258
- Digital Object Identifier :
- 10.1049/el.2011.2406
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 26 September 2011
- Issue Date :
- September 15 2011
- Sponsored by :
- Institution of Engineering and Technology
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
