By Topic

High performance Complementary Pass transistor Logic full adder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Lixin Gao ; Sch. of Inf. Eng., Guangdong Jidian Polytech., Guangzhou, China

Complementary Pass transistor Logic (CPL) is becoming increasingly important in the design of a specific class of digital integrated circuits which employ the XOR and MUX operations. In this paper, we have designed full adder circuits using CPL and CMOS logic respectively. We analyze their delay and power dissipation, and run the simulations of two full adder circuits. The theoretical analysis and simulations show that a worst-case delay and total power dissipation in the CPL design are better than the conventional CMOS logic design.

Published in:

Electronic and Mechanical Engineering and Information Technology (EMEIT), 2011 International Conference on  (Volume:8 )

Date of Conference:

12-14 Aug. 2011