By Topic

Optimized 8-level turbo encoder algorithm and VLSI architecture for LTE

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ardimas Andi Purwita ; Electr. Eng. Dept., Inst. Teknol. Bandung, Bandung, Indonesia ; Arnaud Setio ; Trio Adiono

Turbo code is a high performance channel coding which is able to closely reach the channel capacity of Shannon limit. It plays an important role to increase the performance in one of the latest standard in the mobile network technology tree, LTE. In this paper, a new architecture of Turbo code encoder based on 3GPP standard is proposed. This architecture is developed by implementing optimized 8-level parallel architecture, dual RAM in turbo code internal interleaver, recursive pair wise matching, and efficient 8-level index generator in turbo code internal interleaver. In order to ensure the functionality of the proposed algorithm and architecture, MATLAB software are used to simulate and to profile the system. The proposed architecture successfully increases the speed of encoder 16 times faster compared to conventional architecture with size smaller than 50%.

Published in:

Electrical Engineering and Informatics (ICEEI), 2011 International Conference on

Date of Conference:

17-19 July 2011