By Topic

Power Supply Pads Assignment for Maximum Timing Yield

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Haghdad, K. ; Hexocom Ltd., Toronto, ON, Canada ; Anis, M.

The design of power distribution networks significantly impacts the timing of very large scale integrated chips. Process variations induce uncertainty in the current drawn off the network and, therefore, impose statistical measures on the supply voltage. This brief presents an optimization methodology for assigning power supply pads across the chip for maximizing the timing yield. A mixed-integer nonlinear programming optimization problem subject to the voltage drop and current constraints is efficiently solved to find the optimum number and location of the pads. The experimental results for ISCAS89 benchmark circuits demonstrate as much as a 30% improvement in the timing yield.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:58 ,  Issue: 10 )