By Topic

ATSC-M/H hardware multiplexer using simple bus arbitration and rate adaptation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Youn-Sung Lee ; Sch. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea ; Kyung-Won Park ; Hyun-Sik Kim ; Seong-Jun Kim
more authors

In this paper, we present an advanced television systems committee-mobile/handheld (ATSC-M/H) hardware multiplexer for mobile broadcasting services. The entire system consists of a processor, a pre-processor engine, memory, and external interface blocks. Specifically, we address the key design issues such as how to reduce memory access time for handling large amounts of data, how to recover from inaccurate data rates of the legacy ATSC packets, and how to synchronize various function blocks with different data rates. The proposed multiplexer simplifies interface circuits between functional blocks and reduces memory access time through simple bus arbitration. It also provides robustness against inaccurate data rates of the DTV service packets by using a rate adaptation scheme. The preprocessor engine is implemented in an FPGA device and operates at a clock speed of 40 MHz. The proposed system is fully compliant with the ATSC-M/H standard.

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:57 ,  Issue: 3 )