By Topic

An 800 MS/s Dual-Residue Pipeline ADC in 40 nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Davide Vecchi ; Broadcom Netherlands B.V., Bunnik, The Netherlands ; Jan Mulder ; Frank M. L. van der Goes ; Jan R. Westra
more authors

This paper presents a 12-bit dual-residue pipeline ADC allowing the use of low gain and low bandwidth residue amplifiers to achieve 59 dB peak SNDR at 800 MSample/s. The dual-residue architecture is insensitive to the open-loop gain and the bandwidth of the residue amplifiers. However, their offset limits the accuracy of the entire ADC and therefore a background offset calibration technique was implemented. The high sampling speed was obtained through four times interleaving, requiring gain and offset calibration between the interleaved ADC lanes. The ADC was realized in a standard 40 nm CMOS technology, operates from a dual 1 V/2.5 V power supply, utilizes an input range of 1.2 V peak-to-peak differential, and consumes 105 mW.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:46 ,  Issue: 12 )