By Topic

On-chip jitter measurement architecture using a delay-locked loop with vernier delay line, to the order of giga hertz

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Abdel-Hafeez, S. ; Fac. of Comput. & Inf. Technol., Jordan Univ. of Sci. & Technol., Irbid, Jordan ; Harb, S.M. ; Lee, K.M.

In this paper, we present an enhanced architecture circuit design for embedded jitter measurement using the Vernier delay method with a single delay locked loop (DLL) structure, which characterizes the jitter in the order of picoseconds. The jitter measurement is realized by two delay chains feeding into the clock and data lines of a series of detector components known as a Vernier delay line (VDL). The matching of various delay elements is adjusted on-the-fly by an enhanced structure of a DLL feedback topology. Thereby, reducing the effect of the intrinsic gate delay variations due to process, voltage, temperature (PVT) changes; a limitation that reflects a major drawback of the VDL structure, and requires a large cost of design layout complexity. The nature of the design topology uses a small silicon area with a scalable jitter analyzer circuitry, which is used to collect the jitter on the data signal. The design nature is synthesizable using the field-programmable gate-array (FPGA) implementation. The proposed design estimates a silicon area of 0.074mm2, and HSPICE simulation results indicate a timing resolution of 25ps in a 0.18μm TSMC CMOS process.

Published in:

Mixed Design of Integrated Circuits and Systems (MIXDES), 2011 Proceedings of the 18th International Conference

Date of Conference:

16-18 June 2011