By Topic

A FPGA-based low-cost real-time wavelet packet denoising system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ming Zhang ; Sch. of Comput. Sci., Nat. Univ. of Defense Technol., Changsha, China ; Rangyu Deng ; Zhuo Ma ; Minxuan Zhang

Most existing wavelets are irrational, which are inefficient in hardware implementation and have expensive cost of resources. Based on rational wavelets, we establish a real-time wavelet packet denoising system, which greatly improves the implementation efficiency on FPGA chips. The experimental results reveal that rational 9-7 wavelet decomposition hardware area in slices is less than 1/6 of the pipelined 9-7. To get further decrease in resources of the denoising system, we put forward a new threshold algorithm on denoising the coefficients, and it performs nearly the same as Donoho universal threshold algorithm, while consuming much less resources when implementing on FPGA.

Published in:

Electronics and Optoelectronics (ICEOE), 2011 International Conference on  (Volume:2 )

Date of Conference:

29-31 July 2011