Cart (Loading....) | Create Account
Close category search window
 

Design and implementation of interleave encoder based on FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Minjin Xiao ; Sch. of Electron. Inf. & Electr. Eng., CZU, Changzhou, China

Presents a design method of 192bit per frame interleave encoder, and the ALTERA Cyclone devices EP2C8QC208 FPGA is used to achieve the design. Simulation and testing results show that the interleaver has a small additional delay and high reliability and can be used for anti-burst interference in data communications systems.

Published in:

Electronics and Optoelectronics (ICEOE), 2011 International Conference on  (Volume:1 )

Date of Conference:

29-31 July 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.