Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Impacts of Poly-Si Nanowire Shape on Gate-All-Around Flash Memory With Hybrid Trap Layer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Hung-Bin Chen ; Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan ; Yung-Chun Wu ; Chao-Kan Yang ; Lun-Chun Chen
more authors

This letter demonstrates the shape effect of suspended poly-Si nanowires (NWs) on gate-all-around TFT Flash memory. The NWs are bent into a bimodal shape by process-induced strain. The proposed dual-gate (DG) and single-gate (SG) electrodes are located on the twin peaks and single valley of the bimodal shape of the NWs. The DG structure has better program/erase characteristics and reliability than the SG structure owing to the impact of the bent NWs on the dielectric strength of tunnel oxide. Moreover, incorporation of the hybrid trap layer in the DG device yields a long retention time, with only 17% charge loss over ten years.

Published in:

Electron Device Letters, IEEE  (Volume:32 ,  Issue: 10 )