By Topic

Development and Experimental Validation of a 3-D Solder Self-Alignment Model for Alignment Accuracy Prediction of Flip-Chip Assembly

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ming Kong ; Mech. Eng. Dept., Univ. of Colorado, Boulder, CO, USA ; Sungeun Jeon ; Hinmeng Au ; Chiwon Hwang
more authors

We describe a 3-D model for predicting the self-alignment accuracy of solder flip-chip assemblies. The model was developed using a force optimization method based on an explicit regression model, and validated experimentally using flip-chip test vehicles. The experimental results correlate with the model prediction to within 3% for the lateral alignment and 2% for the standoff height. The effects of important manufacturing parameters such as solder volume variations and distributions, chip mass, and die tilt, on the post-assembly alignment accuracies were investigated and characterized with the model. This model can be used to aid in the design of flip-chip assemblies requiring high alignment accuracies, such as those found in optoelectronics packaging.

Published in:

Components, Packaging and Manufacturing Technology, IEEE Transactions on  (Volume:1 ,  Issue: 10 )