By Topic

Degradation Analysis of p-Type Poly-Si Thin-Film Transistors Using Device Simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kimura, M. ; Dept. of Electron. & Inf., Ryukoku Univ., Otsu, Japan

The characteristic degradation of p-type poly-Si thin-film transistors is analyzed using a device simulation. An experiment indicates that the drain current increases under the hot-carrier stress as the stress drain bias increases. The device simulation clarifies that this degradation phenomenon can be reproduced by the electron traps at the insulator interface at least in 1 μm from the drain edge, but the electric field is high only in several hundred nanometers in the conventional trap model. This contradiction is dispelled by considering that the pseudo drain edge advances toward the channel region owing to the electron traps, allowing for a high electric field even far from the drain edge in the pseudo drain edge advance model.

Published in:

Electron Devices, IEEE Transactions on  (Volume:58 ,  Issue: 11 )