By Topic

An FPGA implementation and performance evaluation of the seed block cipher

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Paris Kitsos ; Computer Science, Hellenic Open University, Greece ; Athanassios N. Skodras

An FPGA implementation of the 128-bit SEED block cipher is presented in this paper. The proposed architecture achieves high-speed with little hardware resources using feedback logic and inner pipeline with negative edge-triggered registers. In this way, the delay of the critical path is reduced, without increasing the latency of cipher execution. The proposed implementation reaches a data throughput of 369.6 Mbps at 46.2 MHz clock frequency. The design was coded using VHDL language and for the hardware implementation, the Xilinx Spartan-3A FPGA device was used.

Published in:

2011 17th International Conference on Digital Signal Processing (DSP)

Date of Conference:

6-8 July 2011