By Topic

Specification and Verification of UML2.0 Sequence Diagrams Using Event Deterministic Finite Automata

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zhang Chen ; Inst. of Comput. Theor. & Technol., Xidian Univ., Xi'an, China ; Duan Zhenhua

A key challenge in software development process is to detect errors in earlier phases of the software life cycle. For this purpose, the verification of UML diagrams plays an important role in detecting flaws at the analysis and design phase. To enhance the correctness of one of the most popular UML diagrams: sequence diagram (SD), model checking propositional projection temporal logic (PPTL) is adopted. With this method, event deterministic finite automata are used to describe the formal models of an SD, and PPTL is selected to describe a desired property. Experimental result shows that the proposed approach is useful for verifying the properties of SDs and hence for improving the correctness of SDs.

Published in:

Secure Software Integration & Reliability Improvement Companion (SSIRI-C), 2011 5th International Conference on

Date of Conference:

27-29 June 2011