By Topic

Towards Denotational Semantics for Verilog in PVS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Han Zhu ; Shanghai Key Lab. of Trustworthy Comput., East China Normal Univ., Shanghai, China ; Huibiao Zhu ; Si Liu ; Jian Guo

Verilog is a hardware description language that has been widely used in industry. We have explored its denotational semantics, operational semantics and algebraic semantics. In order to support the mechanical proof for the properties of Verilog programs, this paper studies the mechanical approach to the denotational semantics. We apply PVS in this exploration. Based on this achievement, algebraic laws for Verilog programs can be verified in the PVS framework.

Published in:

Secure Software Integration & Reliability Improvement Companion (SSIRI-C), 2011 5th International Conference on

Date of Conference:

27-29 June 2011