By Topic

Design and implementation of high-speed JPEG image encoding system based on FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Rui Liu ; Department of Electronic Engineering, Shanghai Jiao Tong University, China ; Peilin Liu ; Hongxu Zhao

This paper presents a design scheme of high-speed JPEG image encoding system based on FPGA. The encoder of this system can achieve the parallel processing of the input image sequences and work in pipeline mode. According to simulation test and FPGA verification, the whole system, which meets the JPEG standard for the requirements of image compression quality and compression ratio, can support the processing speed of 400fps for 1024x768 gray images, when the encoder core number is 4 and the working frequency is 100MHz. The high performance of the system can fully satisfy the demands of high speed and real time encoding applications.

Published in:

Multimedia Technology (ICMT), 2011 International Conference on

Date of Conference:

26-28 July 2011