Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Self-related traces: An alternative to full-system simulation for NoCs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Trivino, F. ; Univ. de Castilla-La Mancha, Spain ; Andujar, F.J. ; Alfaro, F.J. ; Sanchez, J.L.
more authors

The network-on-chip (NoC) has become an integral part of multicore systems and multiprocessor systems-on-chip (MPSoCs). Detailed simulation models are one of the most common techniques to evaluate the performance of a NoC. Most of these models only include a subset of the complete architecture and use only synthetic traffic. However, there is usually a combined effect of other components of the architecture that can impact the obtained results. Thus, an alternative consists in modeling a full-system to obtain a complete architecture that allows us to simulate real work loads with high accuracy. In this paper, we first present the INetwork interface which allows us to include any network simulator inside the Simics-GEMS system. For testing the simulator, we present a simple case of study for a baseline NoC model running real applications. We also present a trace-driven model based on self-related traces which allows using just the NoC simulator.

Published in:

High Performance Computing and Simulation (HPCS), 2011 International Conference on

Date of Conference:

4-8 July 2011