By Topic

FPGA-Based Design and Implementation of Arbitrary Waveform Generator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Min Xu ; Sch. of Electr. Eng., Southwest Jiaotong Univ., Chengdu, China ; Jingyu Hu ; Yinyin Gao

This paper proposed a solution for arbitrary waveform generator (AWG), in which integrated DDS chip is engaged as the essential frequency variable clock source. DACs are driven to generate the waveforms by clock signals, which are obtained from the reshaping and shape lifting of output from DDS by clock distributor. The data to build waveform up are stored in cache and loaded into DACs continuously by FPGA. An embedded process was set up in FPGA and would interpolate data from envelope when output of whole system is required to be typical reference. AGC circuits then standardize signal out of DACs to a constant peak-to-peak value, and VGA is obliged to fit the amplitude of signal as same as settings. Finally, the signal flow out this generator via BNC over filtering. In author's practice, a demo with performance of 200Msps rate and 100MHz above analog bandwidth can be achieved.

Published in:

Control, Automation and Systems Engineering (CASE), 2011 International Conference on

Date of Conference:

30-31 July 2011