By Topic

The Design and Simulation of Frequency Divider Based on VHDL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Yu Yaping ; Dept. of Mechanic & Electron. Eng., Tianj in Agric. Univ., Tianjin, China ; Wei Yong ; Liu Yuan ; Du Yanhong
more authors

This paper introduces the principle of frequency divider and circuit design based on VHDL, which describes integer and half-integer frequency division and the decimal frequency division algorithms. It can achieve any number divider for base frequency. The generality of this design is good. It can be used into the design of diverse digital circuit systems.

Published in:

Control, Automation and Systems Engineering (CASE), 2011 International Conference on

Date of Conference:

30-31 July 2011