By Topic

Monolayer MoS2 transistors - ballistic performance limit analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ganapathi, K. ; Dept. of Electr. Eng. & Comput. Sci., Univ. of California, Berkeley, CA, USA ; Yoon, Youngki ; Salahuddin, Sayeef

Using ballistic NEGF-based transport simulations, we project the maximum performance achievable with monolayer MoS2 transistors. Our simulations show that these devices can provide (i) excellent switching behavior with very high ON current, (ii) a gmof about 3 mS/μm, and (iii) immunity to short channel effects thanks to the electrostatistically efficient 2-D geometry. We have also investigated the effect of underlap, barrier height and contact resistance on the device performance. We note that while these numbers are representative of the best performance MoS2 transistors can offer, the fact that they are significantly better than those for either state-of-the-art silicon, III-V or graphene makes MoS2 devices promising for future electronic applications.

Published in:

Device Research Conference (DRC), 2011 69th Annual

Date of Conference:

20-22 June 2011