By Topic

A Design of Experiment Based Approach to Variance Optimal Design of CMOS OpAmp

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Khawas, A. ; Dept. of Electr. Eng., Indian Inst. of Technol., Kharagpur, India ; Mukhopadhyay, S.

The effects of random variations in the fabrication process have increased significantly with the scaling of technology. This leads to parametric failure of IC performances causing a significant loss of yield. In this work, we propose a statistical design flow to minimize the performance parameter variance due to process and mismatch effects by choosing optimized transistor dimensions. Stochastic MOSFET (SMOS) models are used for statistical simulation of circuits to capture the effects of process variation and mismatch in terms of performance parameter variations. Design of a two-stage OpAmp, in 0.18μm technology, has been used as a case-study in this work.

Published in:

VLSI (ISVLSI), 2011 IEEE Computer Society Annual Symposium on

Date of Conference:

4-6 July 2011