Cart (Loading....) | Create Account
Close category search window

Investigation of the dimension effects of 30-nm below multiple-gate SOI MOSFETs by TCAD simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Keng-Ming Liu ; Dept. of Electr. Eng., Nat. Dong Hwa Univ., Hualien, Taiwan ; Yung-Yu Hsieh

In this paper we use the commercial semiconductor device simulator, Sentaurus, to simulate the electrical characteristics of sub-30nm multiple-gate (MG) SOI MOSFETs. The gate configurations of the simulated MG SOI MOSFETs include: single-gate (SG), double-gate (DG), triple-gate (TG), and gate-all-around (GAA). We examine the effects of the dimensions of the gate length, fin height, fin width, and the transport models for each gate configuration. The simulation results indicate that as the gate length scales down to 15 nm below, only certain gate configurations with specific fin cross-section dimensions can meet the device requirements.

Published in:

Nanoelectronics Conference (INEC), 2011 IEEE 4th International

Date of Conference:

21-24 June 2011

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.