By Topic

Rapid design of DSP ASIC cores using hierarchical VHDL libraries

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
McCanny, J.V. ; Dept. of Electr. & Electron. Eng., Queen''s Univ., Belfast, UK ; Hu, Y. ; Ding, T.J. ; Trainor, D.
more authors

Methods are presented for the rapid design of DSP ASICs based on the use of a series of hierarchical VHDL libraries which are portable across many silicon foundries. These allows complex DSP silicon systems to be developed in a small fraction of the time normally required. Resulting designs are highly competitive with those developed using more conventional methods. The approach is illustrated using several examples. These include ADPCM codecs, as well as DCT and FFT cores.

Published in:

Signals, Systems and Computers, 1996. Conference Record of the Thirtieth Asilomar Conference on

Date of Conference:

3-6 Nov. 1996