By Topic

Study on nanoparticles embedded multilayer gate dielectric MOS non volatile memory devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Amretashis Sengupta ; Department of Electronics & Telecommunication Engineering, Jadavpur University, Kolkata- 700 032, India ; Chandan Kumar Sarkar

In this paper we present a theoretical study on nanoparticles embedded, multilayer gate oxide, MOS non volatile memory devices. Two devices, one with a pure SiO2 tunnel oxide, and other with a stacked HfO2-SiO2 tunnel oxide were compared. The nanoparticles, were assumed embedded in a Si3N4 layer. Using Maxwell Garnett model and WKB approximation, the direct tunneling current and the I-V characteristics were simulated. The simulated Flatband voltage shift was compared with recent experimental results.

Published in:

Nanoelectronics Conference (INEC), 2011 IEEE 4th International

Date of Conference:

21-24 June 2011