By Topic

Characterization and failure analysis of Sub-10 nm diameter, gate-all-around nanowire field-effect transistors subject to electrostatic discharge (ESD)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
W. Liu ; School of EECS, University of Central Florida, USA ; J. J. Liou ; N. Singh ; G. Q. Lo
more authors

Electrostatic discharge (ESD) robustness of the Sub-10 nm diameter gate-all-around nanowire field-effect transistor (NW FET) was characterized and compared with sub 65nm MOS devices and FinFETs. Failure mechanisms of NW FETs subject to ESD stresses are investigated by DC current-voltage measurements carried out before and after stressing the devices with ESD equivalent pulses generated from the transmission line pulsing (TLP) tester.

Published in:

Nanoelectronics Conference (INEC), 2011 IEEE 4th International

Date of Conference:

21-24 June 2011