By Topic

Extraction of Clock Driver Output Impedance for Signal Integrity Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Weng-Yew Chang ; DSO Nat. Labs., Singapore, Singapore ; Wei-Shan Soh ; Kye-Yak See ; Lin-Biao Wang

With increasing clock speed in high-speed digital design, proper impedance matching between the printed circuit board trace and the clock driver output is crucial for signal integrity design. Adding a series output resistor is a common technique to match a clock driver output to a high-speed signal trace for its simplicity and ease of implementation. The selection of the value of the series output resistor requires known output impedance of the clock driver, which is not always readily available. Based on an in-circuit measurement approach, a method to extract the output impedance of any clock driver under its actual operating condition has been developed. With the known output impedance of the clock driver, precise selection of the series resistor value for impedance matching purpose has become a relatively simple task without the usual trial-and-error process.

Published in:

Electromagnetic Compatibility, IEEE Transactions on  (Volume:53 ,  Issue: 4 )