By Topic

Estimation of Trapped Charge Density in SONOS Flash Memory Using a Parallel Capacitor Model

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hua-Min Li ; Dept. of Nanosci. & Technol., Sungkyunkwan Univ., Suwon, South Korea ; Gang Zhang ; Won Jong Yoo

This paper proposes a model established using the parallel connection of MOS and floating-gate MOS capacitors to examine the electric properties of polysilicon-oxide-nitride-oxide-silicon (SONOS) Flash memory in both the fresh and programmed states. A linear relationship between threshold voltage shift and effective trapped charge density was revealed via the threshold electric field. The simulation of the channel current was given based on our model, being in agreement with the experimental results for both forward and reverse read modes. The model and theory make an easy and time-saving approach to comprehensively analyze the trapped charge and its effect on other electric properties, e.g., electric field, oxide capacitance, and charge distribution, contributing to the control of the write/erase operation, the optimization of the device structure, and the characteristics of the retention properties in SONOS Flash memory.

Published in:

Electron Devices, IEEE Transactions on  (Volume:58 ,  Issue: 10 )