Cart (Loading....) | Create Account
Close category search window
 

Run-Time Concurrency Tuning for Peak Power Modulation in Energy Harvesting Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yu Zhou ; Sch. of Comput. Eng. & Sci., Shanghai Univ., Shanghai, China ; Mak, T. ; Yakovlev, A.

An energy harvesting system (EHS) delivers a nondeterministic power density over a range of explicit environmental conditions. The computational architecture is required to be tunable and optimized at run-time in order to adapt the power supply and, simultaneously, deliver optimal performance. In this paper, an important aspect of the supply-consumption relation inEHS is considered, that the transient peak power consumption of the load should be bounded by the energy supply rate, yet the average power utilisation should be maximised. A design flow is proposed in this paper for adjusting the concurrency degree of a system according to the available power, and choosing a runtime schedule for an EHS satisfying the optimisation purpose. In particular, a novel concurrency model named scheduling decision graph has been introduced, providing the flexibility of scheduling a system in decision steps with various concurrency degrees. Algorithms for deriving this graph from a system's data flow relations are proposed. A run-time schedule for the system is then extracted from the decision graph, using a simple dynamic scheduling method. Finally, the results of our design flow are demonstrated using a FIR filter circuit implemented in an FPG Adevice.

Published in:

Application of Concurrency to System Design (ACSD), 2011 11th International Conference on

Date of Conference:

20-24 June 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.