By Topic

Evaluation for Anomalous Stress-Induced Leakage Current of Gate  \hbox {SiO}_{2} Films Using Array Test Pattern

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Kumagai, Y. ; Grad. Sch. of Eng., Tohoku Univ., Sendai, Japan ; Teramoto, A. ; Inatsuka, T. ; Kuroda, R.
more authors

Using the array test pattern, gate current through the tunnel oxide on the order of 10-16 A can be measured for about 1 000 000 transistors within 4 min. Because this test pattern can be fabricated by simple processes and its peripheral circuits are simple structures, the tunnel dielectric formation method and condition can be changed drastically. It was found that anomalous stress-induced leakage current (SILC) appears or disappears by applying electrical stress, and it is annealed out during a relatively high temperature measurement at 60 °C. Random telegraph signal in SILC can be observed in some transistors. These are very similar phenomena observed in Flash memory cells. We consider that, using this test pattern for the development of tunnel oxide, we can clarify the origin of anomalous SILC and promote the downscaling of tunnel oxide thickness.

Published in:

Electron Devices, IEEE Transactions on  (Volume:58 ,  Issue: 10 )