By Topic

Experimental demonstration of hybrid CMOS-single electron transistor circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Prager, Aaron A. ; Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana 46556 ; George, Hubert C. ; Orlov, A.O. ; Snider, G.L.

Your organization might have access to this article on the publisher's site. To check, click on this link: 

This article presents a proof-of-concept integration of single electron transistors (SETs) and CMOS devices on a single substrate. Two different complementary metal-oxide-semiconductor (CMOS) voltage amplifiers were designed and fabricated for SET readout: a p-type metal-oxide-semiconductor (PMOS) linear amplifier with off-chip source and drain resistors, and a CMOS inverter, which provides gain with no external components. In both cases, the amplifier was coupled to a SET situated on the same substrate and tested at 1.1 K. The amplifiers must have minimal power dissipation to avoid overheating of the SET. Testing of both the linear and CMOS amplifiers demonstrated amplification of the voltage output of an SET/resistor voltage divider. Coulomb blockade of current in the I-V characteristic of SET and Coulomb blockade oscillations were observed with these amplifiers, demonstrating proof-of-concept of the use of CMOS and SETs together. This may enable future integration of CMOS technology with quantum-dot cellular automata or other novel device and logic types that use SETs for readout.

Published in:

Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures  (Volume:29 ,  Issue: 4 )