By Topic

FRAM based TMR (triple modular redundancy) for fault tolerance implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Siddiqui, K.S. ; SRDC (Satellite R&D Center), Space & Upper Atmos. Res. Comm. (SUPARCO), Karachi, Pakistan ; Baig, M.A.

The main objective of this paper is to design a Triple modular redundancy test bench using FRAM (Ferroelectric RAM) based memory module for main driver of OBDH (On Board Data Handling) system of LEO (Lower Earth Orbit) Satellite that enables the fast detection of error in driver data when implied with FPGA (Field Programmable Gate Array) and provides more realistic and tolerant way of fault finding for Single Event Upset (SEU) in highly radiated space environment. The scope of paper embraces development of TMR test bench, software algorithms, functional simulations, timing simulations and conclusion of comparison of FRAM based memory module with EEPROM and Flash Memories.

Published in:

Information and Communication Technologies (ICICT), 2011 International Conference on

Date of Conference:

23-24 July 2011