Cart (Loading....) | Create Account
Close category search window
 

Robust, Low-Complexity, and Energy Efficient Downlink Baseband Receiver Design for MB-OFDM UWB System

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Wen Fan ; Dept. of Electron. Eng., Chinese Univ. of Hong Kong, Hong Kong, China ; Chiu-Sing Choy

This paper presents optimized synchronization algorithms and architecture designs of a downlink baseband receiver for multiband orthogonal frequency division multiplexing ultra wideband (MB-OFDM UWB). The receiver system targets at low complexity and low power under the premise of good performance. At algorithm level, dual-threshold (DT) detection method is proposed for robust detection performance in timing synchronization; multipartite table method (MTM) is employed to implement arctangent and sin/cos functions in coarse frequency synchronization. MTM outperforms other state-of-the-art methods in power and area. A highly simplified phase tracking method is proposed with better performance in fine frequency synchronization. At architecture level, we focus on optimizing matched filter of packet detector, carrier frequency offset (CFO) corrector and FFT output reorder buffer. The proposed downlink baseband receiver is implemented with 0.13 /mi CMOS technology. The core area of layout is 2.66 × 0.94 mm2, which saves 45.1% hardware cost due to the low-complexity synchronization algorithms and architecture optimization. The postlayout power consumption is 170 mW at 132 MHz clock frequency, which is equivalent to 88 pJ/b energy efficiency at 480 Mbps data rate.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:59 ,  Issue: 2 )

Date of Publication:

Feb. 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.