By Topic

Three-dimensional image processing VLSI system with reconfigurable memory architecture and RAM/ROM synthesis design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Yun Yang ; R&D Center of Excellence for Integrated Microsyst., Tohoku Univ., Sendai, Japan

In this paper, we propose new RAM/ROM synthesis system with reconfigurable memory architecture for three-dimensional (3D) image processing VLSI system. To enable flexible image data operation, suitable input/output data control is critical for high performance image processing system. Fast speed 3D VLSI system also requires effective pipeline data control. Thus new RAM/ROM codesign synthesis architecture is realized by specific arrangement with RAM, ROM, pin and interconnection. Flip-Flop control, clock buffer insertion and critical signal route have been improved to enhance whole system speed. The reconfigurable memory system is also proposed to enable fast operation speed and raise chip system robustness. 3D image processing VLSI system can also be improved by suitable data storage and pipeline control flow in reconfigurable RAM/ROM synthesis system. Chip simulation experiments show efficient results with 247.728 mW power consumption and 50 MHz operation frequency. Practical chip test confirms that new RAM/ROM system can successfully realize chip inner fetch function and data flow control to improve 3D reconfigurable system efficiency. Better system flexibility can also realized by specific reconfigurable control operation and precise 3D stacking layer design.

Published in:

New Circuits and Systems Conference (NEWCAS), 2011 IEEE 9th International

Date of Conference:

26-29 June 2011