Referenced Items are not available for this document.
We present a parallelization scheme involving extracting intra block parallelism within sequential programs which are in SSA form and scheduling block on to multicore processor. Since we are working on SSA form program, we are able to exploit more parallelism compared to existing parallelization compilers. Also an attempt is made to schedule to multiple cores taking by number of registers into consideration. At the end we show how our approach will give solution to direct cache coherence problem.
Published in:
Process Automation, Control and Computing (PACC), 2011 International Conference on
Date of Conference: 20-22 July 2011
- Page(s):
- 1 - 6
- Print ISBN:
- 978-1-61284-765-8
- INSPEC Accession Number:
- 12180423
- Conference Location :
- Coimbatore
- Digital Object Identifier :
- 10.1109/PACC.2011.5978868
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
