By Topic

Taming Compiler to Work with Multicore Processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kiran, D.C. ; Birla Inst. of Technol. & Sci., Pilani, India ; Gurunarayanan, S. ; Misra, J.P.

We present a parallelization scheme involving extracting intra block parallelism within sequential programs which are in SSA form and scheduling block on to multicore processor. Since we are working on SSA form program, we are able to exploit more parallelism compared to existing parallelization compilers. Also an attempt is made to schedule to multiple cores taking by number of registers into consideration. At the end we show how our approach will give solution to direct cache coherence problem.

Published in:

Process Automation, Control and Computing (PACC), 2011 International Conference on

Date of Conference:

20-22 July 2011