By Topic

Ultralow power SRAM design in near threshold region using 45nm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yinhui Chen ; ECE Dept., Illinois Inst. of Technol., Chicago, IL, USA ; Zhiyuan Yu ; Nan, Haiqing ; Ken Choi

Subthreshold leakage, dynamic power consumption and delay are major issues for circuits design, especially for SRAM design. Subthreshold leakage and dynamic power consumption can be decreased while supply voltage is scaled down. However, this may dramatically increase the circuit delay. In this paper, we proposed a novel 6t SRAM design which operates in near threshold region to optimize leakage power and speed. In this paper, negative word line is introduced to reduce the leakage current. A novel Latch-type voltage sense amplifier is proposed to improve the read speed of the proposed SRAM cell. The proposed SRAM design is implemented in 45nm technology and achieves more than 50% for power reduction, 68% for leakage reduction, 90% for write delay reduction and 78% for read delay reduction compared to traditional 6T SRAM in near threshold region.

Published in:

Electro/Information Technology (EIT), 2011 IEEE International Conference on

Date of Conference:

15-17 May 2011