By Topic

Targeted processor architecture for embedded real-time control using δ-operator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Xiaofeng Wu ; School of Aerospace, Mechanical and Mechantronic Engineering, University of Sydney, NSW 2006, Australian ; Manfred Sam ; Size Xiao

Control engineers are constantly faced with the challenges in working under time and economical constraints to develop efficient processors in term of speed and size. In light of this, recent developments have seen the advance of System-on-Chip (SoC) solutions which embed all the features of a control system processor onto a single chip. Even recent developments have seen the use of Field Programmable Gate Arrays (FPGAs) allied with simulation software to provide a System-on-Programmable-Chip (SoPC) solution which allows for rapid prototyping, modification, and upgrading of control systems. This paper presents a targeted processor architecture aimed at realizing a controller structure implemented using the δ-operator. By utilizing simulation software and the flexible nature of FPGA prototyping, an optimized Control System Processor (CSP) with an accurate arithmetic model is presented which can be reprogrammed for a variety of control applications.

Published in:

2011 6th IEEE Conference on Industrial Electronics and Applications

Date of Conference:

21-23 June 2011