By Topic

The impact of transistor sizing on power efficiency in submicron CMOS circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rogenmoser, R. ; Intel Corp., Santa Clara, CA, USA ; Kaeslin, H.

Transistor size optimization is one method to reduce the power dissipation of CMOS very large scale integration (VLSI) circuits. Analysis shows that parasitic capacitances and velocity saturation of submicron technologies favor wider than minimum transistor sizes. The reason is that they allow for a larger reduction of the supply voltage which results in more substantial power savings. SPICE simulation of prescalers with differently scaled transistors confirm the analysis. The same prescaler has been implemented in a 1.0-μm CMOS technology with minimum sized transistors and with optimized transistors for high speed. Measurements confirm that power dissipation is reduced for optimized transistor sizes

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:32 ,  Issue: 7 )