By Topic

An integrated low power transceiver system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Bo Li ; Dept. of Electr. Eng., Univ. of Maryland, College Park, MD, USA ; Salter, T. ; Yiming Zhai ; Bo Yang
more authors

Wireless sensor networks(WSN) demand low power and low cost transceiver design. In this paper, an integrated transceiver system has been designed and fabricated using a 0.13μm CMOS process for ultra low power WSN applications. The system integrates an OOK receiver, a transmitter, RF/DC switches and a voltage regulator which provides comprehensive on-chip biasing circuitry in a 2×2mm2 chip. A common source low noise amplifier (LNA) works at sub-threshold range to achieve maximum power efficiency. A Villard voltage doubler circuit and a voltage transformer have been used to significantly improve the OOK signal demodulation efficiency and the system sensitivity with near zero power consumption. The system obtains a receiver sensitivity of -60 dBm with 4mW@1.4V.

Published in:

Microwave Symposium Digest (MTT), 2011 IEEE MTT-S International

Date of Conference:

5-10 June 2011