Referenced Items are not available for this document.
Modification of the 1-tap parallel look-ahead decision feedback equalizer (DFE) architecture is developed using Boolean algebra to enable its operation at 80 Gbps and beyond. Measurement techniques which can be generally applied to the testing of this as well as to other DFE architectures are devised. The equalizer's wide band clock distribution network enables its operation from 25 to 80 Gbps. The equalizer is designed in a 0.13μm SiGe:C BiCMOS technology, dissipates 4W and occupies 2mm2.
Published in:
Microwave Symposium Digest (MTT), 2011 IEEE MTT-S International
Date of Conference: 5-10 June 2011
- Page(s):
- 1 - 4
- ISSN :
- 0149-645X
- E-ISBN :
- 978-1-61284-756-6
- Print ISBN:
- 978-1-61284-754-2
- INSPEC Accession Number:
- 12189620
- Conference Location :
- Baltimore, MD
- Digital Object Identifier :
- 10.1109/MWSYM.2011.5972591
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
