By Topic

The dynamic relocation cache and its energy consumption model for low power processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hongyin Luo ; Dept. of Electron. Eng., Xiamen Univ., Xiamen, China ; Shaojun Wei ; Donghui Guo

In this paper, a dynamic relocation cache scheme is proposed for low power processor. Based on an energy consumption function of cache system, which mapping the cache energy consumption problem to a binary ILP (Integer Linear Programming) problem, this dynamic relocation cache scheme map the static code to a dynamic location through an address mapping strategy which can relocate the compiler generated code to a single memory with execution sequence, thus provide high performance with small memory capacity. Finally, the full RTL model based on LEON2 processor is implemented and simulated, and the experiment results show that the energy consumption of this cache scheme have approximate 25% improvement comparing to traditional direct cache scheme for achieving the same IPC (Instructions Per Clock).

Published in:

Anti-Counterfeiting, Security and Identification (ASID), 2011 IEEE International Conference on

Date of Conference:

24-26 June 2011