By Topic

A 6 bit 25 GS/s flash interpolating ADC in 90 nm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Lang, F. ; Inst. of Electr. & Opt. Commun. Eng., Univ. of Stuttgart, Stuttgart, Germany ; Alpert, T. ; Ferenci, Damir ; Grozing, Markus
more authors

A 25 GS/s 6 bit flash interpolating ADC in 90 nm CMOS technology with an analog input bandwidth of 14 GHz is presented. The ADC is realized in a fourfold parallelized structure to increase the sampling rate and to increase the available settling time in the single ADCs. To improve the linearity several calibration methods are implemented in the circuit. The power consumption of the whole ADC is 2.3 W, resulting in a FOM of 1.9 pJ/step. The converter core area is 0.75 mm2.

Published in:

Ph.D. Research in Microelectronics and Electronics (PRIME), 2011 7th Conference on

Date of Conference:

3-7 July 2011