By Topic

Output stage topologies of DC-DC buck converters operating up to 5 V supply voltage in 65 nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Gerhard Maderbacher ; Institute of Electronics, Graz University of Technology, Austria ; Thomas Jackum ; Wolfgang Pribyl ; Christoph Sandner

In this paper different output stage topologies for DC-DC buck converters in 65 nm CMOS technology operating in Pulse Width Modulation - Discontinuous Conduction Mode for battery voltages up to 5 V are compared. The paper shows which parameters of the power transistors have to be considered for highly efficient DC-DC buck converter designs. Furthermore the different output stage topologies are compared in terms of losses. By means of the presented evaluation procedure the best output stage topology for a given technology can be found.

Published in:

Ph.D. Research in Microelectronics and Electronics (PRIME), 2011 7th Conference on

Date of Conference:

3-7 July 2011