By Topic

Reconfigurable Analog VLSI circuits for robot path planning

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Koziol, S. ; Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; Hasler, P.

This paper presents robot path planning using reconfigurable Analog-Very-Large-Scale-Integrated (AVLSI) circuits. Existing research has shown that custom AVLSI circuits known as application-specific-integrated-circuits (ASICs) can theoretically be used for robot path planning. There are two main drawbacks to using custom ASICs: (1) circuit designs are fixed to some extent (not changeable) and (2) long design cycle/fabrication time (order of months). Reconfigurable analog circuits called Field Programmable Analog Arrays (FPAAs) have been used to implement a variety of AVLSI circuits in a short time (order of minutes). This paper presents initial hardware results using reconfigurable AVLSI circuits developed at Georgia Tech to implement a robot path planning algorithm. A simple toy problem is presented as a proof of concept.

Published in:

Adaptive Hardware and Systems (AHS), 2011 NASA/ESA Conference on

Date of Conference:

6-9 June 2011