By Topic

Extraction of trapped charge in 4H-SiC metal oxide semiconductor field effect transistors from subthreshold characteristics

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
DasGupta, Sandeepan ; Sandia National Laboratories, P.O. Box 5800, MS 1084, Albuquerque, New Mexico 87185-1074, USA ; Brock, Reinhard ; Kaplar, Robert ; Marinella, Matthew
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link: 

A technique for characterizing trapped charge in silicon carbide (SiC) metal oxide semiconductor field effect transistors (MOSFETs) based only on the subthreshold I-V characteristics and its degradation under bias temperature stress is described. The method utilizes the large departure of the subthreshold slope from a constant value, due to large and exponentially rising DIT (density of interface traps) near band edges for SiC/SiO2 interface. Elevated bias-temperature stress experiments demonstrate the feasibility of separating ΔNIT (increase in interface trapped charge) from slow trapping components like ΔNOT (increase in oxide trapped charge) with minimal error due to extrapolation of subthreshold current to midgap potentials. A slow trap, dissimilar to either interface or oxide states close to the interface, dominates degradation at elevated temperature.

Published in:

Applied Physics Letters  (Volume:99 ,  Issue: 2 )